

64-Position OTP Digital Potentiometer

AD5273

FEATURES

64 positions

One-time-programmable (OTP) 1 set-and-forget Resistance setting—low cost alternative over EEMEM Unlimited adjustments prior to OTP activation $1~k\Omega$, $10~k\Omega$, $50~k\Omega$, $100~k\Omega$ end-to-end terminal resistance Compact SOT-23-8 standard package Ultralow power: $l_{DD} = 5~\mu A$ maximum Fast settling time: $t_S = 5~\mu S$ typ during power-up l^2C^0 -compatible digital interface

Computer software² replaces µC in factory programming applications Wide temperature range: –40°C to +105°C Low operating voltage: 2.7 V to 5.5 V OTP validation check function

APPLICATIONS

System calibrations
Electronics level settings
Mechanical potentiometers and trimmer replacement
Automotive electronics adjustments
Transducer circuit adjustments
Programmable filters up to 6 MHz BW³

GENERAL DESCRIPTION

The AD5273 is a 64-position, one-time-programmable (OTP) digital potentiometer4 that employs fuse link technology to achieve permanent program setting. This device performs the same electronic adjustment function as most mechanical trimmers and variable resistors. It allows unlimited adjustments before permanently setting the resistance values. The AD5273 is programmed using a 2-wire, I²C-compatible digital control. During write mode, a fuse blow command is executed after the final value is determined, thereby freezing the wiper position at a given setting (analogous to placing epoxy on a mechanical trimmer). When permanent setting is achieved, the value will not change, regardless of the supply variations or environmental stresses under normal operating conditions. To verify the success of permanent programming, Analog Devices patterned the OTP validation such that the fuse status can be discerned from two validation bits in the read mode.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

In addition, for applications that program the AD5273 at the factory, Analog Devices offers device programming software running on Windows* NT, Windows 2000, and Windows XP operating systems. This software application effectively replaces any external I²C controllers, which in turn enhances the user system's time-to-market.

The AD5273 is available in 1 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω resistances and in a compact SOT-23 8-lead standard package. It operates from -40° C to $+105^{\circ}$ C.

Along with its unique OTP feature, the AD5273 lends itself well to general digital potentiometer applications due to its effective resolution, array resistance options, small footprint, and low cost.

An AD5273 evaluation kit and software are available. The kit includes the connector and cable that can be converted for factory programming applications.

For applications that require dynamic adjustment of resistance settings with nonvolatile EEMEM, users should refer to the AD523x and AD525x families of nonvolatile memory digital potentiometers.

¹ OTP allows unlimited adjustments before permanent setting.

² ADI cannot guarantee the software to be 100% compatible to all systems due to the wide variation in computer configurations.

 $^{^3}$ Applies to 1 k Ω parts only.

⁴ The terms digital potentiometer, VR, and RDAC are used interchangeably.

TABLE OF CONTENTS

Specifications	I ² C Controller Programming	17
Absolute Maximum Ratings5	Controlling Two Devices on One Bus	18
Pin Configuration and Function Descriptions6	Applications	19
Typical Performance Characteristics7	DAC	19
Theory of Operation12	Programmable Voltage Source with Boosted Output	19
One-Time Programming	Programmable Current Source	19
Variable Resistance and Voltage for Rheostat Mode	Gain Control Compensation	19
Variable Resistance and Voltage for Potentiometer Mode 14	Programmable Low-Pass Filter	20
ESD Protection14	Level Shift for Different Voltages	20
Terminal Voltage Operating Range14	RDAC Circuit Simulation Model	20
Power-Up/Power-Down Sequences14	Evaluation Board	21
Power Supply Considerations	Outline Dimensions	22
Controlling the AD527316	Ordering Guide	22
Software Programming		
REVISION HISTORY		
1/05—Rev. D to Rev. E	10/03—Rev. A to Rev. B	
Changes to Features1	Changes to FEATURES	1
Changes to Specifications	Changes to APPLICATIONS	1
Changes to Table 36	Changes to SPECIFICATIONS	2
Changes to Power Supply Consideration Section	Changes to ABSOLUTE MAXIMUM RATINGS	4
Changes to Figure 35 and Figure 3715	Changes to PIN FUNCTION DESCRIPTIONS	5
Changes to DAC Section19	Changes to TPCs 7, 8, 13, and 14 captions	7
Changes to Level Shift for Different Voltages	Deleted TPC 20; renumbered successive TPCs	
Operation Section	Change to TPC 21 caption	9
Deleted the Resistance Scaling Section	Change to the SDA BIT DEFINITIONS	
Deleted the Resolution Enhancement Section	AND DESCRIPTIONS	10
	Replaced THEORY OF OPERATION section	11
12/04—Rev. C to Rev. D	Replaced DETERMINING THE VARIABLE RESISTANCE	
Updated FormatUniversal	AND VOLTAGE section	11
Changes to Specifications	Replaced ESD PROTECTION section	
Changes to Theory of Operation Section	Replaced TERMINAL VOLTAGE OPERATING	
Changes to Power Supply Consideration Section15	RANGE section	12
Changes to Figure 35, Figure 36, and Figure 3715	Replaced POWER-UP SEQUENCE section	
14 (2	Replaced POWER SUPPLY CONSIDERATIONS section	
11/03—Rev. B to Rev. C	Changes to APPLICATIONS section	
Changes to SDA BIT DEFINITIONS	Change to Equation 9	
AND DESCRIPTIONS	Deleted Digital Potentiometer Family Selection Guide	
Changes to ONE-TIME PROGRAMMING (OTP) section 11	Deleted Digital Fotentionicter Family Selection Guide	19
Changes to Table III11	6/03—Rev. 0 to Rev. A	
Changes to POWER SUPPLY CONSIDERATIONS 13	Change to SPECIFICATIONS	2
Changes to Figures 8, 9, and 10	Change to POWER SUPPLY CONSIDERATIONS section	
	Updated OUTLINE DIMENSIONS	
	1	

SPECIFICATIONS

 $V_{DD} = 2.7 \ V \ to \ 5.5 \ V, \ V_A < V_{DD}, \ V_B = 0 \ V, \ -40 ^{\circ}C < T_A < +105 ^{\circ}C, \ unless \ otherwise \ noted.$

Table 1. Electrical Characteristics 1 k\Omega, 10 k\Omega, 50 k\Omega, 100 k\Omega Versions

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE						
Resolution	N				6	Bits
Resistor Differential Nonlinearity ²	R-DNL					
10 kΩ, 50 kΩ, 100 kΩ		R_{WB} , $V_A = NC$	-0.5	+0.05	+0.5	LSB
1 kΩ		R_{WB} , $V_A = NC$	-1	+0.25	+1	LSB
Resistor Nonlinearity	R-INL					LSB
10 kΩ, 50 kΩ, 100 kΩ		R_{WB} , $V_A = NC$	-0.5	+0.10	+0.5	LSB
1 kΩ		R_{WB} , $V_A = NC$	-5	+2	+5	LSB
Nominal Resistance Tolerance ³	$\Delta R_{AB}/R_{AB}$	$T_A = 25$ °C				
10 kΩ, 50 kΩ, 100 kΩ			-30		+30	%
Nominal Resistance, 1 kΩ	R _{AB}		0.8	1.2	1.6	kΩ
Rheostat Mode Temperature Coefficient⁴	$(\Delta R_{AB}/R_{AB})/\Delta T$	Wiper = NC		300		ppm/°C
Wiper Resistance	Rw	$I_W = V_{DD}/R$, $V_{DD} = 3 \text{ V or 5 V}$		60	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity ⁵	DNL		-0.5	+0.1	+0.5	LSB
Integral Nonlinearity ⁵	INL		-0.5	10.1	+0.5	LSB
Voltage Divider ⁴	""		0.5		10.5	235
Temperature Coefficient	(ΔV _w /V _w)/ ΔT	Code = 0x20		10		ppm/°C
Full-Scale Error	V _{WFSE}	Code = 0x26	_ ₁	10	0	LSB
10 kΩ, 50 kΩ, 100 kΩ	V WESE	Code = 0x31	-1		0	LSB
1 kΩ			- 6		0	LSB
Zero-Scale Error	V _{wzse}	Code = 0x00	_6		0	LSB
10 kΩ, 50 kΩ, 100 kΩ	V WZSE	Code = 0x00	0		1	LSB
1 kΩ			0		5	LSB
RESISTOR TERMINALS			<u> </u>			235
Voltage Range ⁶	V_A,V_B,V_W		GND		V_{DD}	V
Capacitance ⁷ A, B	C _A , C _B	f = 5 MHz, measured to GND, code = 0x20	0.15	25	• 00	pF
Capacitance ⁷ W	C _w	f = 1 MHz, measured to GND, code = 0x20		55		pF
Common-Mode Leakage	I _{CM}	$V_A = V_B = V_W$		1		nA
DIGITAL INPUTS AND OUTPUTS	TCW	VA VB VW		•		100
Input Logic High (SDA and SCL) ⁸	V _{IH}		0.7 V _{DD}		$V_{DD} + 0.5$	V
Input Logic Low (SDA and SCL) ⁸	V _{IL}		-0.5		0.3 V _{DD}	V
Input Logic High (ADO)	V _{IH}		3.0		V_{DD}	V
Input Logic Low (ADO)	V _{IL}	$V_{IN} = 0 \text{ V or 5 V}$	0		0.4	V
Input Logic Current	I _{IL}	- III		0.01	1	μA
Input Capacitance	C _{IL}			3	•	pF
Output Logic Low (SDA)	V _{OL}			J	0.4	V
Three-State Leakage Current	loz				±1	μA
Output Capacitance ⁷	C _{oz}			3		pF
POWER SUPPLIES	- 52		1	-		"
Power Supply Range	V _{DD}		2.7		5.5	V
OTP Power Supply ^{8,9}	V _{DD} OTP	T _A = 25°C	5.25		5.5	V
		1	1			
,	Inn	$V_{11} = 5 \text{ V or } V_{11} = 0 \text{ V}_{11} = 0 \text{ V}$		0.1	5	ПIA
Supply Current	I _{DD} OTP	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}_{IL} = 0 \text{ V}$ $T_A = 25^{\circ}C. \text{ Vol. orp.} = 5.5 \text{ V}$	100	0.1	5	μA mA
Supply Current OTP Supply Current ^{8, 10}	I _{DD_OTP}	$T_A = 25^{\circ}C, V_{DD_OTP} = 5.5 \text{ V}$	100			mA
Supply Current			100 -0.3	0.1	5 0.03 +0.3	

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{7, 12, 13}						
Bandwidth, –3 dB	BW_1 kΩ	$R_{AB} = 1 \text{ k}\Omega$, $code = 0x20$		6000		kHz
	BW_10 kΩ	$R_{AB} = 10 \text{ k}\Omega$, code = 0x20		600		kHz
	BW_50 kΩ	$R_{AB} = 50 \text{ k}\Omega$, $code = 0x20$		110		kHz
	BW_100 kΩ	$R_{AB} = 100 \text{ k}\Omega$, $code = 0x20$		60		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, R_{AB} = 1 \text{ k}\Omega, V_B = 0 \text{ V}, f = 1 \text{ kHz}$		0.05		%
Adjustment Settling Time	t _{S1}	$V_A = 5 \ V \pm 1 \ LSB \ error \ band, \ V_B = 0,$ measured at V_W		5		μs
OTP Settling Time ¹⁴	t _{S_OTP}	$V_A = 5 \text{ V} \pm 1 \text{ LSB}$ error band, $V_B = 0$, measured at V_W , $V_{DD} = 5 \text{ V}$		400		ms
Power-Up Settling Time—After Fuses Blown	t _{S2}	$V_A = 5 \text{ V} \pm 1 \text{ LSB error band, } V_B = 0,$ measured at V_W , $V_{DD} = 5 \text{ V}$		5		μs
Resistor Noise Voltage	e _{N_wB}	$R_{AB} = 1 \text{ k}\Omega, f = 1 \text{ kHz}, code = 0x20$		3		nV/√Hz
		$R_{AB} = 20 \text{ k}\Omega, f = 1 \text{ kHz, code} = 0x20$		13		nV/√Hz
		$R_{AB} = 50 \text{ k}\Omega, f = 1 \text{ kHz, code} = 0x20$		20		nV/√Hz
		$R_{AB} = 100 \text{ k}\Omega, f = 1 \text{ kHz}, code = 0x20$				nV/√Hz
NTERFACE TIMING CHARACTERISTICS (Applies to All Parts ^{7, 13, 15})						
SCL Clock Frequency	f _{SCL}				400	kHz
t _{BUF} Bus Free Time Between Stop and Start	t ₁		1.3			μs
t _{HD; STA} Hold Time (Repeated Start)	t ₂	After this period, the first clock pulse is generated.	0.6			μs
t _{LOW} Low Period of SCL Clock	t ₃		1.3			μs
t _{HIGH} High Period of SCL Clock	t ₄		0.6		50	μs
$t_{\text{SU; STA}}$ Setup Time for Start Condition	t ₅		0.6			
t _{HD; DAT} Data Hold Time	t ₆				0.9	μs
t _{SU; DAT} Data Setup Time	t ₇		0.1			μs
$t_{\mbox{\scriptsize F}}$ Fall Time of Both SDA and SCL Signals	t ₈				0.3	μs
$t_{\mbox{\scriptsize R}}$ Rise Time of Both SDA and SCL Signals	t 9				0.3	μs
t _{SU; STO} Setup Time for Stop Condition	t ₁₀		0.6			μs

¹ Typicals represent average readings at 25°C, $V_{DD} = 5 \text{ V}$, and $V_{SS} = 0 \text{ V}$.

 3 $V_{AB} = V_{DD}$, Wiper $(V_{W}) = no$ connect.

⁶ Resistor Terminals A, B, and W have no limitations on polarity with respect to each other.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $^{^4\}Delta R_{WB}/\Delta T = \Delta R_{WA}/\Delta T$. Temperature coefficient is code-dependent; see the Typical Performance Characteristics.

⁵ INL and DNL are measured at V_W . INL V with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB max are guaranteed monotonic operating conditions.

⁷ Guaranteed by design; not subject to production test.

⁸ The minimum voltage requirement on the V_{IH} is $0.7 \text{ V} \times \text{V}_{DD}$. For example, V_{IH} min = 3.5 V when V_{DD} = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V_{DD} . However, care must be taken to ensure that the minimum V_{IH} is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.

⁹ Different from the operating power supply; the power supply for OTP is used one time only.

¹⁰ Different from the operating current; the supply current for OTP lasts approximately 400 ms for the one time it is needed.

 $^{^{11}}$ P_{DISS} is calculated from (I_{DD} \times V_{DD}). CMOS logic level inputs result in minimum power dissipation.

¹² Bandwidth, noise, and settling time depend on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

¹³ All dynamic characteristics use $V_{DD} = 5 \text{ V}$.

¹⁴ Different from the settling time after the fuses are blown. The OTP settling time occurs once only.

 $^{^{\}rm 15}$ See Figure 28 for the location of the measured values.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 2.

	1
Parameter	Min
V _{DD} to GND	−0.3 V, +6.5 V
V_A , V_B , V_W to GND	GND, V _{DD}
Maximum Current	
IwB, Iwa Pulsed	±20 mA
I_{WB} Continuous ($R_{WB} \le 1 \text{ k}\Omega$, A Open) ¹	±4 mA
I_WA Continuous ($R_{WA} \le 1 \text{ k}\Omega$, B Open)	±4 mA
Digital Input and Output Voltage to GND	0 V, V _{DD}
Operating Temperature Range	-40°C to +105°C
Maximum Junction Temperature (T₁ max)	150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Thermal Resistance θ_{JA} , SOT-23 ²	230°C/W
·	·

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹ Maximum terminal current is bounded by the maximum current handling of the switches, the maximum power dissipation of the package; the maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² Package power dissipation = $(T_J \max - T_A)/\theta_{JA}$.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	W	Wiper Terminal W. GND $\leq V_W \leq V_{DD}$.
2	V_{DD}	Positive Power Supply. Specified for non-OTP operation from 2.7 V to 5.5 V. For OTP programming, V _{DD_OTP} must be a minimum of 5.25 V and a have 100 mA driving capability.
3	GND	Common Ground.
4	SCL	Serial Clock Input. Requires a pull-up resistor. If it is driven directly from a logic controller without the pull-up resistor, ensure that V_H min is $0.7 \text{ V} \times V_{DD}$.
5	SDA	Serial Data Input/Output. Requires a pull-up resistor. If it is driven directly from a logic controller without the pull-up resistor, ensure that V_H min is $0.7 \text{ V} \times V_{DD}$.
6	AD0	I ² C Device Address Bit. Allows a maximum of two AD5273s to be addressed.
7	В	Resistor Terminal B. $GND \le V_B \le V_{DD}$.
8	Α	Resistor Terminal A. GND $\leq V_A \leq V_{DD}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. R_{INL} vs. Code vs. Supply Voltages




Figure 4. R_{DNL} vs. Code vs. Supply Voltages




Figure 5. INL vs. Code vs. Temperature




Figure 6. DNL vs. Code vs. Temperature




Figure 7. INL vs. Code vs. Supply Voltages




Figure 8. DNL vs. Code vs. Supply Voltages




Figure 9. INL vs. Supply Voltage




Figure 10. R_{INL} vs. Supply Voltage




Figure 11. Full-Scale Error




Figure 12. Zero-Scale Error




Figure 13. Supply Current vs. Temperature




Figure 14. Supply Current vs. Digital Input Voltage




Figure 15. Rheostat Mode Tempco $(\Delta R_{WB}/R_{WB})/\Delta T$ vs. Code




Figure 16. Potentiometer Mode Tempco (ΔV_W/V_W)/ΔT vs. Code




Figure 17. Gain vs. Frequency vs. Code, $R_{AB} = 1 \text{ k}\Omega$




Figure 18. Gain vs. Frequency vs. Code, $R_{AB} = 10 \text{ k}\Omega$




Figure 19. Gain vs. Frequency vs. Code, $R_{AB} = 50 \text{ k}\Omega$




Figure 20. Gain vs. Frequency vs. Code, $R_{AB} = 100 \text{ k}\Omega$




Figure 21. -3 dB Bandwidth




Figure 22. PSRR vs. Frequency




Figure 23. Digital Feedthrough




Figure 24. Large Settling Time




Figure 25. Midscale Glitch Energy




Figure 26. Power-Up Settling Time After Fuses Blown




Figure 27. IwB_MAX vs. Code




Figure 28. Interface Timing Diagram

THEORY OF OPERATION

The AD5273 is a one-time-programmable (OTP), set-and-forget, 6-bit digital potentiometer. The AD5273 allows unlimited 6-bit adjustments prior to the OTP. OTP technology is a proven cost-effective alternative over EEMEM in one-time memory programming applications. The AD5273 employs fuse link technology to achieve the memory retention of the resistance setting function. It comprises six data fuses, which control the address decoder for programming the RDAC, one user mode test fuse for checking setup error, and one programming lock fuse for disabling any further programming once the data fuses are programmed correctly.

ONE-TIME PROGRAMMING

Prior to OTP activation, the AD5273 presets to midscale during power-on. After the wiper is set to the desired position, the resistance can be permanently set by programming the T bit and the one-time $V_{\rm DD_OTP}$ to high and by coding the part properly (see Table 4). The fuse link technology of the AD5273

requires a $V_{\rm DD_OTP}$ between 5.25 V and 5.5 V to blow the fuses to achieve a given nonvolatile setting. During operation, however, $V_{\rm DD}$ can be 2.7 V to 5.5 V. Therefore, a system supply that is lower than 5.25 V requires an external supply for OTP. The user is allowed only one attempt to blow the fuses. If the user fails to blow the fuses on the first attempt, the fuse structure might change such that they can never be blown, regardless of the energy applied during subsequent events. For details, see the Power Supply Considerations section.

The device control circuit has two validation bits, E1 and E0, that can be read back in the read mode for checking the programming status, as shown in Table 5. Users should always read back the validation bits to ensure that the fuses are properly blown. After the fuses have been blown, all fuse latches are enabled upon subsequent power-on; therefore, the output corresponds to the stored setting. Figure 29 shows a detailed functional block diagram.




Figure 29. Detailed Functional Block Diagram

Table 4. SDA Write Mode Bit Format

s	0	1		0	1	1	0	AD0	0	Α	Т	х	х	х	х	х	х	х	Α	х	х	D5	D4	D3	D2	D1	D0	Α	Р
			s	LAVE	ADD	RESS	BYTE					INSTRUCTION BYTE									DATA	BYTE							

Table 5. SDA Read Mode Bit Format

s	0	1	0	1	1	0	AD0	1	Α	E1	E0	D5	D4	D3	D2	D1	D0	Α	Р
SLAVE ADDRESS BYTE											DATA	BYTE							

SDA Bit Definitions and Descriptions

S = start condition.

P = stop condition.

A = acknowledge.

X = don't care.

T = OTP programming bit. Logic 1 programs wiper position permanently.

D5, D4, D3, D2, D1, D0 = data bits.

E1, E0 = OTP validation bits.

0, 0 = ready to program.

0, 1 = test fuse not blown successfully. (For factory setup checking purpose only. Users should not see these combinations.)

1, 0 = fatal error. Do not retry. Discard the unit.

1, 1 = programmed successfully. No further adjustments possible.

AD0 = I^2C device address bit. Allows maximum of two AD5273s to be addressed.

VARIABLE RESISTANCE AND VOLTAGE FOR RHEOSTAT MODE

If only the W-to-B or W-to-A terminals are used as variable resistors, the unused A or B terminal can be opened or shorted with W. This operation is called rheostat mode (see Figure 30).




Figure 30. Rheostat Mode Configuration

The nominal resistance, R_{AB} , of the RDAC has 64 contact points accessed by the wiper terminal, plus the B terminal contact if R_{WB} is considered. The 6-bit data in the RDAC latch is decoded to select one of the 64 settings. Assuming that a 10 k Ω part is used, the wiper's first connection starts at Terminal B for Data Register 0x00. This connection yields a minimum of 60 Ω resistance between Terminals W and B because of the 60 Ω wiper contact resistance. The second connection is the first tap point, which corresponds to 219 Ω ($R_W=1\times R_{AB}/63+R_W$) for Data Register 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10060 Ω (63 \times $R_{AB}/63+R_W$). Figure 31 shows a simplified diagram of the equivalent RDAC circuit. The general equation determining R_{WB} is

$$R_{WB}(D) = \frac{D}{63} \times R_{AB} + R_W \tag{1}$$

where:

D is the decimal equivalent of the 6-bit binary code.

 R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance contributed by the on resistance of the internal switch.

Table 6. R_{WB} vs. Codes: $R_{AB} = 10 \text{ k}\Omega$; Terminal A Opened

D (Dec)	R _{WB} (Ω)	Output State
63	10060	Full scale (R _{AB} + R _W)
32	5139	Midscale
1	219	1 LSB
0	60	Zero scale (wiper contact resistance)

Since a finite wiper resistance of 60 Ω is present in the zero-scale condition, care should be taken to limit the current flow between W and B in this state to a maximum pulse current of 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a complementary resistance, R_{WA} . When these terminals are used, Terminal B can be opened or shorted to W. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{63 - D}{63} \times R_{AB} + R_{W} \tag{2}$$

Table 7. R_{WA} vs. Codes: $R_{AB} = 10 \text{ k}\Omega$, Terminal B Opened

D (Dec)	R _{WA} (Ω)	Output State	
63	60	Full scale	
32	4980	Midscale	
1	9901	1 LSB	
0	10060	Zero scale	

The typical distribution of the resistance tolerance from device to device is process-lot dependent, and it is possible to have $\pm 30\%$ tolerance.




Figure 31. AD5273 Equivalent RDAC Circuit

VARIABLE RESISTANCE AND VOLTAGE FOR POTENTIOMETER MODE

If all three terminals are used, the operation is called the potentiometer mode. The most common configuration is the voltage divider operation (see Figure 32).




Figure 32. Potentiometer Mode Configuration

Ignoring the effect of the wiper resistance, the transfer function is simply

$$V_W(D) = \frac{D}{63} V_A \tag{3}$$

A more accurate calculation, which includes the wiper resistance effect, yields

$$V_W(D) = \frac{\frac{D}{63}R_{AB} + R_W}{R_{AB} + 2R_W}V_A \tag{4}$$

Unlike rheostat mode where the absolute tolerance is high, potentiometer mode yields an almost ratiometric function of D/63 with a relatively small error contributed by the R_W terms. Therefore the tolerance effect is almost cancelled. Although the step resistor, R_S , and CMOS switch resistor, R_W , have very different temperature coefficients, the ratiometric adjustment also reduces the overall temperature coefficient effect to 5 ppm/ $^{\circ}$ C, except at low value codes where R_W dominates.

Potentiometer mode includes op amp feedback resistor networks and other voltage scaling applications. Terminals A, W, and B can in fact be input or output terminals, provided that $|V_{AB}|$, $|V_{WA}|$, and $|V_{WB}|$ do not exceed V_{DD} to GND.

ESD PROTECTION

Digital inputs SDA and SCL are protected with a series input resistor and parallel Zener ESD structures (see Figure 33).




Figure 33. ESD Protection of Digital Pins

TERMINAL VOLTAGE OPERATING RANGE

There are also ESD protection diodes between $V_{\rm DD}$ and the RDAC terminals. The $V_{\rm DD}$ of AD5273 therefore defines their voltage boundary conditions (see Figure 34). Supply signals present on Terminals A, B, and W that exceed $V_{\rm DD}$ are clamped by the internal forward-biased diodes.




Figure 34. Maximum Terminal Voltages Set by V_{DD}

POWER-UP/POWER-DOWN SEQUENCES

Because of the ESD protection diodes, it is important to power $V_{\rm DD}$ first before applying any voltages to Terminals A, B, and W. Otherwise, the diode is forward-biased such that $V_{\rm DD}$ is powered unintentionally and can affect the rest of the user's circuits. The ideal power-up sequence is in the following order: GND, $V_{\rm DD}$, digital inputs, and $V_{\rm A}/V_{\rm B}/V_{\rm W}$. The order of powering $V_{\rm A}$, $V_{\rm B}$, $V_{\rm W}$, and digital inputs is not important as long as they are powered after $V_{\rm DD}$. Similarly, $V_{\rm DD}$ should be powered down last.

POWER SUPPLY CONSIDERATIONS

To minimize the package pin count, both OTP and normal operating voltage supplies are applied to the same V_{DD} terminal of the AD5273. The AD5273 employs fuse link technology that requires 5.25 V to 5.5 V for blowing the internal fuses to achieve a given setting, but normal V_{DD} can be in the range of 2.7 V to 5.5 V after completing the fuse programming process. As a result, dual voltage supplies and isolation are needed if the system V_{DD} is lower than the required $V_{DD\ OTP}$. For successful OTP, the fuse programming supply (either an on-board regulator or rack-mount power supply) must be rated at 5.25 V to 5.5 V and provide a 100 mA current for 400 ms. Once fuse programming is completed, the $V_{\rm DD\ OTP}$ supply must be removed to allow normal operation of 2.7 V to 5.5 V; then the device reduces the current consumption to the µA range. Figure 35 shows the simplest implementation using a jumper. This approach saves one voltage supply, but draws additional current and requires manual configuration.




Figure 35. Power Supply Requirement

An alternate approach for 3.5 V to 5.25 V systems is to add a signal diode between the system supply and the OTP supply for isolation, as shown in Figure 36.




Figure 36. 5.5 V OTP Supply Isolated from the 3.5 V to 5.25 V Normal Operating Supply

When operating systems at 2.7 V, use of the bidirectional low threshold P-Ch MOSFETs is recommended for the supply's isolation. As shown in Figure 37, this assumes that the 2.7 V system voltage is applied first and that the P1 and P2 gates are pulled to ground, thus turning on P1 first and then P2. As a result, $V_{\rm DD}$ of the AD5273 approaches 2.7 V. When the AD5273 setting is found, the factory tester applies the $V_{\rm DD_OTP}$ to both the $V_{\rm DD}$ and the MOSFETs' gates, thus turning off P1 and P2. The OTP command should be executed at this time to program the AD5273 while the 2.7 V source is protected. Once the fuse programming is completed, the tester withdraws the $V_{\rm DD_OTP}$ and the AD5273's setting is fixed permanently.




Figure 37. 5.5 V OTP Supply Isolated From the 2.7 V Normal Operating Supply

AD5273 achieves the OTP function through blowing internal fuses. Users should always apply the 5.25 V to 5.5 V OTP voltage requirement at the first fuse programming attempt. Failure to comply with this requirement can lead to a change in fuse structures, rendering programming inoperable.

Care should be taken when SCL and SDA are driven from a low voltage logic controller. Users must ensure that the logic high level is between 0.7 V \times VDD and VDD. Refer to the Level Shift for Different Voltages section.

Poor PCB layout introduces parasitics that can affect fuse programming. Therefore, it is recommended to add a 10 μF tantalum capacitor in parallel with a 1 nF ceramic capacitor as close as possible to the $V_{\rm DD}$ pin. The type and value chosen for both capacitors are important. This combination of capacitor values provides a fast response and larger supply current handling with minimum supply drop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple, while C2 reduces high frequency noise during normal operation.

CONTROLLING THE AD5273

To control the AD5273, users can program the device with either computer software or with external I²C controllers.

SOFTWARE PROGRAMMING

Because of the OTP feature, users can program the AD5273 in the factory before shipping it to end users. Therefore, ADI offers device programming software that can be implemented in the factory on computers running Windows NT, Windows 2000, and Windows XP platforms. The software, which can be downloaded from the AD5273 product folder at http://www.analog.com, is an executable file that does not require any programming languages or user programming skills. Figure 38 shows the software interface.




Figure 38. Software Interface

Write

The AD5273 starts at midscale after power-up prior to any OTP programming. To increment or decrement the resistance, move the scrollbar on the left. Once the desired setting is found, click **Program Permanent** to lock the setting permanently. To write any specific values, use the bit pattern control in the upper section and click **Run**. The format of writing data to the device is shown in Table 4. Once the desired setting is found, set the T bit to 1 and click **Run** to program the setting permanently.

Read

To read the validation bits and data from the device, click **Read**. The user can also set the bit pattern in the upper section and click **Run**. The format of reading data from the device is shown in Table 5.

To control the device in both read and write operations, the program generates the I²C digital signals through the parallel port LPT1 Pins 2, 3, 15, and 25 for SDA_write, SCL, SDA_read, and DGND, respectively (see Figure 39).

To apply the device programming software in the factory, lay out the AD5273 SCL and SDA pads on the PCB such that the programming signals can be communicated to and from the parallel port (see Figure 39). Figure 40 shows a recommended AD5273 PCB layout into which pogo pins can be inserted for factory programming. To prevent damaging the PC parallel port, $100~\Omega$ resistors should also be put in series to the SCL and SDA pins. Pull-up resistors on SCL and SDA are also required.




Figure 39. Parallel Port Connection. Pin 2 = SDA_Write, Pin 3 = SCL, Pin 15 = SDA_Read, and Pin 25 = DGND




Figure 40. Recommended AD5273 PCB Layout

I²C CONTROLLER PROGRAMMING

Write Bit Patterns




Figure 41. Writing to the RDAC Register




Figure 42. Activating One-Time Programming

Read Bit Pattern




Figure 43. Reading Data from the RDAC Register

For users who do not use the software solution, the AD5273 can be controlled via an I²C-compatible serial bus and is connected to this bus as a slave device. Referring to Figure 41, Figure 42, and Figure 43, the 2-wire I²C serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition. A start condition is defined as a high to low transition on the SDA line while SCL is high, as shown in Figure 41. The byte following the start condition is the slave address byte, which consists of six MSBs defined as 010110. The next bit is AD0; it is an I²C device address bit. Depending on the states of the AD0 bits, two AD5273s can be addressed on the same bus, as shown in Figure 44. The last LSB is the R/W bit, which determines whether data is read from or written to the slave device.

The slave address corresponding to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.

- 2. A write operation contains one more instruction byte than the read operation. The instruction byte in the write mode follows the slave address byte. The MSB of the instruction byte labeled T is the OTP bit. After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, as shown in Figure 41.
- 3. In read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (slight difference from write mode, there are eight data bits followed by a no acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, as shown in Figure 43.
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In the write mode, the master pulls the SDA

line high during the 10th clock pulse to establish a stop condition, as shown in Figure 41 and Figure 42. In the read mode, the master issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The master then brings the SDA line low before the 10th clock pulse, which goes high to establish a stop condition, as shown in Figure 43.

A repeated write function gives the user flexibility to update the RDAC output continuously, except after permanent programming, when the part is addressed and receives instructions only once. During the write cycle, each data byte updates the RDAC output. For example, after the RDAC has acknowledged its slave address and instruction bytes, the RDAC output updates after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte updates the output of the selected slave device. If different instructions are needed, the write mode must be started again with a new slave address, instruction, and data bytes. Similarly, a repeated read function of the RDAC is also allowed.

CONTROLLING TWO DEVICES ON ONE BUS

Figure 44 shows two AD5273 devices on the same serial bus. Each has a different slave address since the state of each AD0 pin is different. This allows each device to operate independently. The master device output bus line drivers are open-drain pull-down in a fully $\rm I^2C$ -compatible interface.




Figure 44. Two AD5273 Devices on One Bus

APPLICATIONS

DAC

It is common to buffer the output of the digital potentiometer as a DAC. The buffer minimizes the load dependence and delivers higher current to the load, if needed.




Figure 45. Programmable Voltage Reference (DAC)

PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustment, such as a laser diode driver or tunable laser, consider a booster voltage source, as shown in Figure 46.




Figure 46. Programmable Booster Voltage Source

In this circuit, the inverting input of the op amp forces the V_{OUT} to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-Ch FET, N_{1} . N_{1} power handling must be adequate to dissipate $(V_{\text{IN}}-V_{\text{OUT}})\times I_{\text{L}}$ power. This circuit can source a maximum of 100 mA with a 5 V supply. For precision applications, a voltage reference, such as the ADR421, ADR03, or ADR370, can be applied at Terminal A of the digital potentiometer.

PROGRAMMABLE CURRENT SOURCE

A programmable current source can be implemented with the circuit shown in Figure 47. The load current is the voltage across Terminals B-to-W of the AD5273 divided by R_S. At zero scale, Terminal A of the AD5273 is -2.048 V, which makes the wiper voltage clamped at ground potential. Depending on the load, Equation 5 is therefore valid only at certain codes. For example, when the compliance voltage, V_L, equals half of V_{REF}, the current can be programmed from midscale to full scale of the AD5273.




Figure 47. Programmable Current Source

$$I_L = \frac{(V_{REF} \times D)/64}{R_c} \mid 32 \le D \le 63$$
 (5)

GAIN CONTROL COMPENSATION

As shown in Figure 48, the digital potentiometers are commonly used in gain controls or sensor transimpedance amplifier signal conditioning applications.




Figure 48. Typical Noninverting Gain Amplifier

In both applications, one of the digital potentiometer terminals is connected to the op amp inverting node with finite terminal capacitance, C1. It introduces a zero for the 1 $\beta_{\rm o}$ term with 20 dB/dec, whereas a typical op amp GBP has -20 dB/dec characteristics. A large R2 and finite C1 can cause this zero's frequency to fall well below the crossover frequency. Therefore, the rate of closure becomes 40 dB/dec and the system has a 0° phase margin at the crossover frequency. The output may ring, or in the worst case, oscillate when the input is a step function. Similarly, it is also likely to ring when switching between two gain values because this is equivalent to a step change at the input. To reduce the effect of C1, users should also configure Terminal B or Terminal A rather than Terminal W at the inverting node.

Depending on the op amp GBP, reducing the feedback resistor may extend the zero's frequency far enough to overcome the problem. A better approach is to include a compensation capacitor, C2, to cancel the effect caused by C1. Optimum compensation occurs when R1 \times C1 = R2 \times C2, but this is not an option because of the variation of R2. As a result, users can use the relationship described and scale C2 as if R2 were at its maximum value. However, doing so may overcompensate by slowing down the settling time when R2 is set to low values. To avoid this problem, C2 should be found empirically for a given application. In general, setting C2 in the range of a few picofarads to no more than a few tenths of a picofarad is usually adequate for compensation.

There is also a Terminal W capacitance connected to the output (not shown); its effect on stability is less significant; therefore. compensation is not necessary unless the op amp is driving a large capacitive load.

PROGRAMMABLE LOW-PASS FILTER

In ADC applications, it is common to include an antialiasing filter to band-limit the sampling signal. To minimize various system redesigns, users can use two 1 k Ω AD5273s to construct a generic second-order Sallen key low-pass filter. Since the AD5273 is a single-supply device, the input must be dc offset when an ac signal is applied to avoid clipping at ground. This is illustrated in Figure 49. The design equations are

$$\frac{V_O}{V_I} = \frac{\omega_O^2}{S^2 + \frac{\omega_O}{Q}S + \omega_O^2}$$
 (6)

$$\omega_O = \sqrt{\frac{1}{RIR2CIC2}} \tag{7}$$

$$Q = \frac{1}{RICI} + \frac{1}{R2C2}$$
 (8)

Users can first select some convenient values for the capacitors. To achieve maximally flat bandwidth where Q = 0.707, let C1 be twice the size of C2 and let R1 = R2. As a result, R1 and R2 can be adjusted to the same setting to achieve the desired bandwidth.




Figure 49. Sallen Key Low-Pass Filter

LEVEL SHIFT FOR DIFFERENT VOLTAGES OPERATION

If the SCL and SDA signals come from a low voltage logic controller and are below the minimum $V_{\rm IH}$ level (0.7 V × $V_{\rm DD}$), level shift the signals for successful read/write communication between the AD5171 and the controller. Figure 50 shows one of the implementations. For example, when the SDA1 is 2.5 V, M1 turns off, and the SDA2 becomes 5 V. When the SDA1 is 0 V, M1 turns on, and the SDA2 approaches to 0 V. As a result, proper level shifting is established. M1 and M2 should be low threshold N-Ch power MOSFETs, such as FDV301N.




Figure 50. Level Shift for Different Voltages Operation

RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the digital potentiometers. Configured as a potentiometer divider, the -3 dB bandwidth of the AD5273 (1 $k\Omega$ resistor) measures 6 MHz at half scale. Figure 17 to Figure 20 provide the large signal BODE plot characteristics of the four available resistor versions 1 $k\Omega$, 10 $k\Omega$, 50 $k\Omega$, and 100 $k\Omega$. Figure 51 shows a parasitic simulation model. The code following Figure 51 provides a macro model net list for the 1 $k\Omega$ device.




Figure 51. Circuit Simulation Model for RDAC = $1 \text{ k}\Omega$

Macro Model Net List for RDAC

```
.PARAM D = 63, RDAC = 1E3
*
.SUBCKT DPOT (A,W,B)
*
CA A 0 25E-12
RWA A W {(1-D/63)*RDAC+60}
CW W 0 55E-12
RWB W B {D/63*RDAC+60}
CB B 0 25E-12
*
.ENDS DPOT
```

EVALUATION BOARD




Figure 52. Evaluation Board Schematic




Figure 53. One Possible Configuration: Programmable Voltage Reference





Figure 54. Evaluation Board

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178BA

Figure 55. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters

ORDERING GUIDE

ONDER THE COLDE					
Model	Resistance R _{AB} (kΩ)	Package Option	Package Description	Quantity	Branding
AD5273BRJ1-R2	1	RJ-8	SOT-23	250	DYA
AD5273BRJ1-REEL7	1	RJ-8	SOT-23	3,000	DYA
AD5273BRJ10-R2	10	RJ-8	SOT-23	250	DYB
AD5273BRJ10-REEL7	10	RJ-8	SOT-23	3,000	DYB
AD5273BRJ50-R2	50	RJ-8	SOT-23	250	DYC
AD5273BRJ50-REEL7	50	RJ-8	SOT-23	3,000	DYC
AD5273BRJ100-R2	100	RJ-8	SOT-23	250	DYD
AD5273BRJ100-REEL7	100	RJ-8	SOT-23	3,000	DYD
AD5273EVAL ¹			Evaluation Board		

 $^{^{\}mathrm{1}}$ Users should order samples because the evaluation kit comes with a socket, but does not include the parts.

NOTES

AD5273	
NOTES	
Purchase of licensed I ² C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the p	ourchaser under the Philips I ² C Patent
Rights to use these components in an I ² C system, provided that the system conforms to the I ² C Standard Specification as defined by	y Philips.
© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.	nnalog.com